

DABiC-5 32-Bit Serial Input Latched Sink Drivers


Features and Benefits

- 3.3 to 5 V logic supply range
- To 10 MHz data input rate
- 30 V minimum output breakdown
- Darlington current-sink outputs
- Low-power CMOS logic and latches
- Schmitt trigger inputs for improved noise immunity

Applications:

- Thermal printheads
- Multiplexed LED displays
- Incandescent lamps

Package: 44-pin PLCC (suffix EP)




Description

Designed to reduce logic supply current, chip size, and system cost, the A6833 integrated circuit offers high-speed operation for thermal printers. These devices can also be used to drive multiplexed LED displays or incandescent lamps within their 125 mA peak output current rating. The combination of bipolar and MOS technologies gives the A6833 smart power IC an interface flexibility beyond the reach of standard buffers and power driver circuits.

This 32-bit drivers have bipolar open-collector NPN Darlington outputs, a CMOS data latch for each of the drivers, a 32-bit CMOS shift register, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. CMOS serial data outputs permit cascading for applications requiring additional drive lines.

The A6833 is supplied in a 44-lead plastic chip carrier (quad pack), intended for surface mounting on solder lands with 0.050 in. (1.27 mm) centers. These devices are lead (Pb) free, with 100% matte tin plated leadframes.



GROUND

Functional Block Diagram

DABiC-5 32-Bit Serial-Input Latched Sink Drivers

Selection Guide		
Part Number	Packing	Package
A6833SEPTR-T	450 pieces per reel	44-pin PLCC

Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Unit
Logic Supply Voltage	V _{DD}		7	V
Input Voltage Range	V _{IN}	Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges.	-0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT}		30	V
Continuous Output Current	I _{OUT}	Each output	125	mA
Output Current Sink	I _{OUT(sink)}		10	mA
Package Power Dissipation	P _D	Derate linearly to 0 W at 150°C	2.5	W
Operating Ambient Temperature	T _A	Range S	-20 to 85	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		-55 to 150	°C



			V	dd = 3.3	V	· ·				
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
Output Leakage Current	I _{CEX}	V _{OUT} = 30 V	-	-	10	-	-	10	μA	
Collector–Emitter Saturation	V	I _{OUT} = 50 mA	-	-	0.7	-	-	0.7	V	
Voltage	V _{CE(SAT)}	I _{OUT} = 100 mA	-	-	1.0	-	-	1.0	V	
Input Voltage	V _{IN(1)}		2.2	-	-	3.3	-	-	V	
input voltage	V _{IN(0)}		-	-	1.1	-	-	1.7	V	
Input Current	I _{IN(1)}	V _{IN} = V _{DD}	-	< 0.01	1.0	-	< 0.01	1.0	μA	
	I _{IN(0)}	V _{IN} = 0 V	-	<-0.01	-1.0	-	<-0.01	-1.0	μA	
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	2.8	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4.5	4.75	-	V		
Senai Data Output Voltage	V _{OUT(0)}	I _{OUT} = 200 μA	-	0.15	0.3	-	0.15	0.3	V	
Maximum Clock Frequency ²	f _c		10	-	-	10	-	-	MHz	
Logic Supply Current	I _{DD(1)}	One output on, I _{OUT} = 100 mA	-	-	2.0	-	-	2.0	mA	
Logic Supply Current	I _{DD(0)}	All outputs off	-	-	100	-	-	100	μA	
Output Enable-to-Output Delay	t _{dis(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs	
Output Enable-to-Output Delay	t _{en(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs	
Strobe-to-Output Delay	t _{p(STH-QL)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs	
Stible-to-Output Delay	t _{p(STH-QH)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs	
Output Fall Time	t _f	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	500	-	-	500	ns	
Output Rise Time	t _r	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	500	-	-	500	ns	
Clock-to-Serial Data Out Delay	t _{p(CH-SQX)}	I _{OUT} = ±200 μA	-	50	-	-	50	-	ns	

ELECTRICAL CHARACTERISTICS¹ Unless otherwise noted: $T_A = 25^{\circ}C$, logic supply operating voltage $V_{dd} = 3.0 \text{ V to } 5.5 \text{ V}$

¹Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin. ²Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.


Truth Table

Serial	Clock	Shift Register Contents						Serial		Latch Contents						Output	Output Contents					
I I			l ₂	I ₃		I _{N-1}	I _N	Data Output	Strobe Input	I ₁	I ₂	I ₃		I _{N-1}	I _N	Enable Input	I ₁	l ₂	I ₃		I _{N-1}	I _N
Н	Ч	Н	R_1	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
L	Ч	L	R_1	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
Х	Ľ	R_1	R_2	R_3		R _{N-1}	R_N	R _N														
		Х	Х	Х		Х	Х	Х	L	R ₁	R_2	R_3		R _{N-1}	R_N	1						
		P ₁	P_2	P_3		P _{N-1}	P_{N}	P _N	Н	P ₁	P_2	P_3		P _{N-1}	P_N	н	P ₁	P_2	P_3		P _{N-1}	P_{N}
										Х	Х	Х		Х	Х	L	Н	Н	Η		Н	Н

L = Low Logic Level H = High Logic Level P = Present State R = Previous State

X = Irrelevant

Allegro




NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.


Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform. Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.

When the OUTPUT ENABLE input is low, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input high, the outputs are controlled by the state of their respective latches.






Typical Input Circuit




Typical Output Driver





Package EP, 44-pin PLCC



Copyright ©2003-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

