Hot Search:APW apw 2030 4832   English       繁體中文
|
|
|
|
|
|
|
|
|
About US
Quick Search Stock A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
New stock
Download
HY57V64820HG HYNIX
H5TQ2G63DFR HYNIX
XC2C512-10FT256I XILINX
XC2C512-10FG324I XILINX
XC2C512 XILINX
XC2C384-7TQG144C XILINX
XC2C384-7FGG324C XILINX
XC2C384-10TQG144I XILINX
XC2C384-10TQG144C XILINX
XC2C384-10TQ144I XILINX
XC2C384-10PQG208I XILINX
XC2C384-10PQG208C XILINX
XC2C384-10PQ208I XILINX
XC2C384 XILINX
XC2C384-10FTG256I XILINX
XC2C384-10FT256I XILINX
Contact

Total Stock:118849
Update:2025-07-21

Tel:+86 19539046113
Tel:+86 0755-82558684
Fax:+86 0755-82530730
Mail:carrot@aunytorchips.com .


News & Events Path:Home > LTC4307 - Low Offset Hot Swappable 2-Wire Bus Buffer with Stuck Bus Recovery

LTC4307 - Low Offset Hot Swappable 2-Wire Bus Buffer with Stuck Bus Recovery


From:www.aunytor.com | Date:2024-02-19

LTC4307 - Low Offset Hot Swappable 2-Wire Bus Buffer with Stuck Bus Recovery

Features

·                     Bidirectional Buffer with Stuck Bus Recovery

·                     60mV Buffer Offset Independent of Load

·                     30ms Stuck Bus Timeout

·                     Compatible with Non-Compliant VOL I2C Devices

·                     Prevents SDA and SCL Corruption During Live Board Insertion and Removal from Backplane

·                     ±5kV Human Body Model ESD Protection

·                     Isolates Input SDA and SCL Line from Output

·                     Compatible with I2C, I2C Fast Mode and SMBus

·                     READY Open-Drain Output

·                     1V Precharge on All SDA and SCL Lines

·                     High Impedance SDA, SCL Pins for VCC = 0V

·                     Small 8-Lead (3mm x 3mm) DFN and 8-Lead MSOP Packages

Typical Application

LTC4307

LTC4307

Description

The LTC4307 hot swappable, 2-wire bus buffer allows I/O card insertion into a live backplane without corruption of the data and clock busses. The LTC4307 provides bidirectional buffering, keeping the backplane and card capacitances isolated. Low offset and high VOL tolerance allows multiple devices to be cascaded on the clock and data busses. If SDAOUT or SCLOUT are low for 30ms, the LTC4307 will automatically break the bus connection. At this time the LTC4307 automatically generates up to 16 clock pulses on SCLOUT in an attempt to free the bus. A connection will resume if the stuck bus is cleared.

During insertion, the SDA and SCL lines are pre-charged to 1V to minimize bus disturbances. When driven high, the ENABLE input allows the LTC4307 to connect after a stop bit or bus idle. Driving ENABLE low breaks the connection between SDAIN and SDAOUT, SCLIN and SCLOUT. READY is an open-drain output which indicates that the backplane and card sides are connected.

Packaging

DFN-8, MSOP-8

LTC4307

LTC4307

.

.FROM: Company Name: Aunytor Electronic (HK) Co.,Ltd

            Contact Person: liao

            Skype: Aunytor

            Email: 2885745253@qq.com


 


Pre:LTC2847 - Software-Selectable Multiprotocol Transceiver with Termination and 3.3V Digital Interface
Next:LT1025 - Micropower Thermocouple Cold Junction Compensator
 
Home | About | Stock | News & Events | Download | Online order | Contact| Bank account
Copyright @ 2009 - 2024 Aunytor. All Rights Reserved ICP备案/许可证号:粤ICP备17017679号-4