Hot Search:APW 2030 apw 4832   English       繁體中文
|
|
|
|
|
|
|
|
|
About US
Quick Search Stock A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
New stock
Download
MSP430F5172IRSBR TI
RF430F5144CIRKVRQ1 TI
TQP7M9102 QORVO
HY57V64820HG HYNIX
H5TQ2G63DFR HYNIX
XC2C512-10FT256I XILINX
XC2C512-10FG324I XILINX
XC2C512 XILINX
XC2C384-7TQG144C XILINX
XC2C384-7FGG324C XILINX
XC2C384-10TQG144I XILINX
XC2C384-10TQG144C XILINX
XC2C384-10TQ144I XILINX
XC2C384-10PQG208I XILINX
XC2C384-10PQG208C XILINX
XC2C384-10PQ208I XILINX
Contact

Total Stock:118849
Update:2025-08-25

Tel:+86 19539046113
Tel:+86 0755-82558684
Fax:+86 0755-82530730
Mail:carrot@aunytorchips.com .


News & Events Path:Home > CDCLVP1212 12 LVPECL Output High-Performance Clock Buffer

CDCLVP1212 12 LVPECL Output High-Performance Clock Buffer


From:www.aunytor.com | Date:2024-04-11

DESCRIPTION

The CDCLVP1212 is a highly versatile,
low additive jitter buffer that can
generate 12 copies of LVPECL clock
outputs from one of two selectable LVPECL,
LVDS, or LVCMOS inputs for a variety of
communication applications. It has a
maximum clock frequency up to 2 GHz.
The CDCLVP1212 features an on-chip
multiplexer (MUX) for selecting one
of two inputs that can be easily
configured solely through a control pin.
The overall additive jitter performance is
less than 0.1 ps, RMS from 10 kHz to 20 MHz,
and overall output skew is as low as 25 ps,
making the device a perfect choice for use
in demanding applications.
The CDCLVP1212 clock buffer distributes one
of two selectable clock inputs (IN0, IN1) to
12 pairs of differential LVPECL clock output
(OUT0, OUT11)with minimum skew for clock
distribution. The CDCLVP1212 can accept
two clock sources into an input multiplexer.
The inputs can be LVPECL, LVDS,or LVCMOS/LVTTL.
The CDCLVP1212 is specifically designed for driving
50-Ω transmission lines. When driving the inputs in
single-ended mode, the LVPECL bias voltage
(VAC_REF) should be applied to the unused negative
input pin. However, for high-speed performance up to
2 GHz, differential mode is strongly recommended.
The CDCLVP1212 is packaged in a small 40-pin,
6-mm x 6-mm QFN package and is characterized for
operation from –40℃to +85℃.


FEATURES

2:12 Differential Buffer
Selectable Clock Inputs Through Control Pin
Universal Inputs Accept LVPECL, LVDS, and
LVCMOS/LVTTL
12 LVPECL Outputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 88 mA
Very Low Additive Jitter: <100 fs,rms in 10-kHz
to 20-MHz Offset Range
2.375-V to 3.6-V Device Power Supply
Maximum Propagation Delay: 550 ps
Maximum Output Skew: 25 ps
LVPECL Reference Voltage, V AC_REF,Available
for Capacitive-Coupled Inputs
Industrial Temperature Range: –40℃to +85℃
ESD Protection Exceeds 2 kV (HBM)
Available in 6-mm × 6-mm QFN-40 (RHA)
Package


APPLICATIONS

Wireless Communications
Telecommunications/Networking
Medical Imaging
Test and Measurement Equipment


PIN CONFIGURATION

FROM: Company Name: Aunytor Electronic (HK) Co.,Ltd
            Contact Person: liao
            Skype: Aunytor
            Email: 2885745253@qq.com


Pre:A3425 Original and new Ultra-Sensitive Dual-Channel Quadrature Hall-Effect Bipolar Switch
Next:CDCLVP111:1:10 LVPECL with optional input buffer
 
Home | About | Stock | News & Events | Download | Online order | Contact| Bank account
Copyright @ 2009 - 2024 Aunytor. All Rights Reserved ICP备案/许可证号:粤ICP备17017679号-4